Chip vendors prepare for 90 nanometer era
The 40-nanometer gap that semiconductor manufacturers are preparing to leap is only as wide as a sliver of a human hair. Years of research and millions of dollars have been spent on equipment and techniques that will enable companies to pack even more transistors onto a silicon chip, or reduce the size of powerful processors.
As the year winds down, Intel Corp., IBM Corp., Texas Instruments Inc. and others are preparing to release their first chips built on a 90 nanometer process technology. The companies are taking slightly different approaches to building these chips, but the results should delight customers looking for more performance and lower power consumption.
Today, most companies are making 0.13-micron chips using CMOS (complementary metal-oxide semiconductor) technology. The shift to 0.09 microns, or 90 nanometers as it is commonly called, will enable chip designers to shrink the widths of the individual wires and the transistor gates on the chip, said Kevin Krewell, senior editor of the Microprocessor Report in San Jose, California.
The 90-nanometer designation refers to the width of the smallest circuit lines on the chip. The actual features on 90-nanometer chips can be quite smaller, down to around 45 nanometers for some of the smallest structures on Intel's chips, said Risto Puhakka, vice president of VLSI Research Inc. in Santa Clara, California, in an e-mail interview.
Smaller processor gates are the immediate benefit of a process technology shrink, Krewell said. The narrower a gate is, the faster the gate can be switched from an "on" position to an "off" position, increasing the maximum clock speed of the chip, he said.
Not only can these processor gates more quickly move signals through a chip, but companies can also pack more of them on a silicon die, Krewell said.
But along with smaller gates and thinner wires comes the problem of power leakage. The structures on a chip are so small and so thin that electrons can dissipate through the wires and gate surfaces while the chip is in standby mode, Krewell said. When moving instructions through the processor, the speed of the movement keeps everything on track, but the static electrons can break through the walls of a processor made on smaller process technologies.
Some companies are attempting to solve this leakage problem by employing a technique called silicon on insulator (SOI). During the manufacturing process, a thin layer of oxide is applied to the silicon wafer, which acts as insulating material to keep electrons inside of the chip's structures.
SOI is a basic improvement to make faster chips that consume less power, said Dean McCarron, principal analyst with Mercury Research Inc. in Cave Creek, Arizona.
Sign up for ITworld's Daily newsletter
Follow ITworld on Twitter @ITworld
Brian Proffitt
OSI Board Addition May Bring Needed Change
Tom Henderson
Technology and Brand Addiction, a Twelve Step Program
pasmith
Another launch date slips; Que now coming in summer
Esther Schindler
Drupal's Dries Buytaert on Building the Next Drupal
sjvn
Windows XP's built-in Wi-Fi Security Hole
claird
Web developers: There's no excuse for device incompatibility
Mike Elgan
Report says Google will leave China. Hooray!
Sandra Henry-Stocker
Unix Tip: Sed & Awk -- Still friendly after all these years
Dan Tynan
Social media and privacy are not incompatible (it just seems that way)

Facebook's most wanted
Social networking has a dark and hilarious side of ill-conceived criminality. Here are some of Facebook's dimmest crooks (and smartest detectives). View slideshow.
See also:




